and slower. The important thing to remember with each method is that it is the transitions of the signals, and not the level of the signals, that carry the data.
Speed independent (SI) circuits allow new inputs to be accepted as soon as an output is generated. The speed of the gates should not matter in the design, and most of the wire delays should not matter. A main assumption that SI circuits require is that the wire delays along each fork must be equal whenever a signal transition is forked to several gates. This is called an "isochronic fork" assumption.
In a burst-mode circuit, the circuit must be in a stable state before each new burst of input arrives. For example, if a signal transition to one gate input happens at the same time that another gate input is excited, then premature transitions might occur. This is why new bursts must only occur on stable circuits for burst mode circuits. Burst-mode circuits do not require the isochronic fork assumption that SI circuits need to function correctly. The advantage of burstmode circuits is that they can be guaranteed hazard free under all possible gate and wire delays, as long as there is a minimum delay along each feedback path to allow the circuit to stabilize. If there is not, delays must be inserted into the circuit to ensure the circuit is stable when the feedback transition arrives.
An example of each design methodology applied to a circuit is shown in Figure 1 .
This type of circuit is referred to as a C-element, and can be used as a sort of data latch. The simple difference between these circuits is in the location of the output with respect to the inverter. The first circuit (a) will function correctly no matter what speeds the two gates run at.
The output does not get excited until it passes through all gate delays, so it does not matter what the delays are. This is why it is considered a speed insensitive design. The burst-mode circuit Figure 1 . a) Speed Independent design. b) Burst-mode design. Note that the large gate is an AND-OR-NOT-combination of gates that are combined to illustrate that the internal wiring can be ignored [1] .
Notice that there is a danger of a premature transition if the input a or b transitions while the inverter is excited. This shows why burst mode circuits require the circuit to be stable before input transitions occur. The output of the circuits are complemented, which may negate any speed increase from a burst-mode implementation, depending on the circuit output needs. The choice of implementation will therefore depend on the context in which it is being used.
DATA REPRESENTATION METHODS
There are also two common methods of implementing data paths in asynchronous sequential circuits. In clocked sequential circuits, a global clock transfers the data between the registers according to the worst-case delay found in the circuit. The speed advantages found in sequential circuits come from using other methods to ensure valid data transfers. One method is to carefully match the delays of each section of the circuit with the delay of a control line that signals when the process is done. The other major method involves special data coding schemes that signify valid data.
The most area-efficient method of implementing data is the delay-matching method. The common method of delay-matching is involves a single wire that carries each bit, and a single wire for each "byte" or other larger data unit that signals that the data unit is valid. This is called the single rail method. The handshaking line require a chain of inverters to match the delay of that operation of the circuit. This delay must meet or exceed the worst case computation of the stage, which means that the stage cannot exhibit data dependent operation.
This can make single rail designs slower, in general, than other realizations.
The other major method of representing data transitions does not use the slower delay-matching method. Delay insensitive (DI) circuits use codewords to determine when valid data has arrived to a stage. Generally, DI circuits are more portable and robust than single rail designs because it the delays of the circuit do not need to be known for the receiving circuit to determine that valid data has arrived. The most popular DI method is called the dual-rail system.
Each bit of data is represented on two wires. A "spacer" bit happens when both wires are at 0.
A 0 to 1 transition of one wire communicates a 0 bit, and a 0 to 1 transition of the other wire represents a 1 bit. The circuit is then in the "working" phase when the lines are 01 or 10. If both data lines are at 1, then this is an invalid state, and indicates an error. The use of two data lines for each bit has many speed advantages due to the fact that it does not require any delaymatching methods. However, doubling the number of data lines greatly increases the size of the circuit. Depending on the circuit implementation, it does not double the size of the circuit, since most single rail circuits have both the signal and its complement running through separate wires, anyway.
MODULES
After discussing asynchronous sequential circuit design methods and the handshaking protocols between parts of the circuit, it is helpful to see how these circuits are structured at a more abstract level. Asynchronous circuits are generally modularized so that each module can use a handshaking protocol to communicate, without having to worry about wire delays. This makes high-level design of asynchronous circuits nearly as simple as high-level design of synchronous sequential circuits. Modules can be treated as separate entities, and the internal workings do not have to be known, as long as the operation and the input/output controls are known.
ERRORS
Before discussing the design of testable circuits, it is important to know what types of errors are important to test. Since the CMOS manufacturing processes of asynchronous circuits are identical to clocked circuits, the same manufacturing defects crop up in both types of circuits. Stuck-at faults, where a gate or a line is stuck at logical 1 or 0 no matter the input, are one of the most common types of faults that need to be detected. Other types of faults, such as delay faults, can also disrupt the proper operation of circuits. In asynchronous circuits, errors and defects can lead to premature state transitions, transitions into an incorrect or invalid state, or the halting of the circuit. It is difficult to test for many of these types of faults due to the issue of redundancies introduced into asynchronous designs to eliminate glitches. Because it is the transitions of the data lines that carry data, glitches can cause unwanted state transitions to occur.
Some output glitch problems can be filtered out using analog filtering methods, but it is possible to design a circuit that eliminates those hazards and is still completely testable.
TESTING METHODS
The problems of asynchronous circuit testing have been solved using many routes [2] . One simple method is to design a synchronous test mode into the circuit so that data can be shifted in and scanned out in the same manner as in clocked designs. This has the advantage of being able to use the same test pattern generation techniques that are used in synchronous sequential circuits; however, this greatly increases the complexity and area of the circuit. In order to build a scanning solution such as this, all the internal feedback loops would have to be rerouted during the test mode, and every latch in the circuit would have to be modified to allow it to be clocked. Although this method is sometimes used for asynchronous designs, the size and complexity of a full-scanning solution make other methods much more attractive.
A much less costly method of Design for Test (DfT) is based on fault grading, and tailored specifically for asynchronous circuits. The fault grading method analyzes the circuit to determine which faults are undetectable under the currrent circuit realization. If undetectable faults exist, a reliability analysis is conducted to see if the fault actually requires detection. If a certain type of fault never affects the operation of the circuit, then it is not necessary to detect it.
If the fault does affect the operation of the circuit, then inductive fault analysis is done to see if an alternative realization of the circuit can either make the fault detectable, or reduce the fault probability in the circuit. If there are faults that still need detection, then additional states are found that can be used to detect the fault, and the design is altered to allow these states to occur for testing purposes.
After enough states are added to allow all important faults to be detected, circuitry is added that can allow a tester to temporarily freeze the circuit in a stable state and read the values. In the case outlined in [2] , a hold circuit is added that, depending on the control inputs, can be completely transparent to the normal operation of the circuit, or allow a testing mode that can hold each stable state and step through the cycle of states. Each fault can be tested for since enough states have been added to detect all faults. This technique allows a full test without adding all the complexity of a full scanning solution as used in clocked sequential circuits.
HAZARD-FREE TESTABLE DESIGN
Another method of designing a testable circuit involves a change in the process of designing hazard-free circuits. Since the act of adding redundancies to an asynchronous circuit makes it difficult to test, a method [3] was devised to synthesize circuits that were easily testable for stuck-at faults and delay faults by adding a minimal set of extra gate inputs that remove all hazards but leave it completely testable. This technique first starts by designing a hazard-free two-level implementation of the desired circuit. Figure 2 Transition t3 shows a function hazard, where a transition between two squares can possibly go through another path, changing the output. This type of transition cannot be corrected by adding redundant gates, and must be carefully designed around. The added redundant term can be used to prevent logic hazards, however the term is difficult to test, since it is completely covered by two other terms. This problem is approached by either converting the two-level logic into threeor four-level logic, or adding extra inputs to a two-level logic implementation to make it testable.
In the case of the Figure 2 example, a three-level algebraic implementation such as f = d*(b+a') + a'*b' would be testable and hazard-free.
This method of creating hazard-free testable circuits has been formalized by Nowick, Jha, and Cheng. Their straightforward but rather long and detailed algorithm suitable for automated circuit generation can be found in [3] . A software package, called MINIMALIST, uses this algorithm in the synthesis of burst-mode asynchronous state machines and was written by Nowick and Robert Fuhrer. The advantage of this method is that the design and synthesis of asynchronous machines can be automated and made testable for stuck-at faults and path delays.
A disadvantage of this method is that it is very tedious to do manually for large circuits.
TSC CIRCUITS
A third way to ensure testability of asynchronous circuits is to design them to be totally self-checking (TSC) with respect to stuck-at faults [4] . To be TSC, the circuit must halt when it leaves its normal cycle of states. Earlier in this paper it was mentioned that glitches and errors in asynchronous circuits can cause them to halt. It is necessary to establish the conditions that ensure that a circuit will always halt when it leaves its normal cycle of states due to an error.
The first condition that must be met is that no state of the state machine is a member of more than one operational cycle. An operational cycle is a cycle of states in a state
machine. An example of an operational cycle can be seen by following the arrows shown in the Karnaugh map in Figure 3 . The arrows show how the state machine goes through its cycle of states. If a state is part of more than one operational cycle it can switch between the operational cycles. Note that this example shows two separate valid operational cycles, with no state being in both cycles. There are also a number of invalid states, states that exist but that the state machine should never enter. An example of a fake equivalence class is shown in Figure 4 . The asterisks after state variables mean that the variable is excited in that state. When two asterisks are in a set of state variables, either transition will move the machine into one of the next states, depending on the transition.
Note that if variable a has a stuck-at fault, the state machine will cycle only through the fake equivalence class, and never enter the other set of states. Since it would never halt, it could not be totally self-checking.
The next requirement for a TSC asynchronous state machine is that it be semimodular. This simply means that each excited variable in a state can only become stable trhough a firing of a transition of that variable. Using these three basic requirements, a totally self-checking asynchronous circuit design can be made in the following manner.
The way to build a true TSC asynchronous circuit involves constraining next state values such that all stuck-at faults cause the circuit to halt. This design involves using coded inputs, and making sure that any faults do not cause the circuit to enter an invalid state or an alternate cycle of valid states. This can be difficult, but through eliminating oscillatory behavior in the circuits, it is possible. The key is in actually assigning the next state values for the invalid states. By limiting the circuit to only having one operational cycle, this becomes much easier.
Any state outside the single valid operational cycle then becomes an invalid state. Through careful assignment of next state values, the circuit can be forced to halt when a stuck-at fault occurs, because any state inside the valid operational cycle can be designed to go to an invalid state, which can then be designed to halt the circuit. In summary, if a state graph has no state that is a member of more than one operational cycle, is free of fake equivalent classes, is semimodular, has only one operational cycle, and uses coded inputs, then an asynchronous sequential circuit can be designed that is totally self-checking with respect to all single and multiple stuck-at faults. This would be the most ideal testable design technique of the three methods discussed in this paper, although the restrictions and added complexity can make this method difficult to implement.
Asynchronous sequential circuits have many advantages over clocked-designs.
There are different design techniques for asynchronous circuits that depend on the complexity, testability, reliability, and speed requirements of the circuit. This paper provided an overview of the general design techniques, along with the types of faults that are important to test. Then, three different Design for Test methods were discussed, along with their advantages and disadvantages.
